ABSTRACT An enhancement-mode high-electron-mobility transistor with a p-GaN gate was fabricated by using a chemistry-ease Cl 2 /N 2 /O 2 -based inductively coupled plasma etching technique. This etching technique features a precise etching self-termination at the AlGaN barrier surface, which enables a broad process window with a large tolerance of etching time. With a post-annealing process, the property of two-dimensional electron gas (2DEG) can be restored to a high level after the etching. The mechanisms of etching self-termination and 2DEG recovery were clarified. The fabricated device exhibits a drain saturation current of 355 mA/mm with a threshold voltage of +1.1 V, an on/off ratio of 10 7 , and a static on-resistance R ON of 10 ·mm. Furthermore, normally-off operation of the device can be achieved across the wafer.
I. INTRODUCTION
Gallium nitride (GaN) high-electron-mobility transistors (HEMTs) have emerged as excellent devices for high power applications owing to their superior properties like high breakdown field, high carrier concentration, and high electron mobility. The common AlGaN/AlN/GaNbased HEMTs are naturally depletion-mode (D-mode) due to the existence of high density two-dimensional electron gas (2DEG) at the heterointerface [1] . For the consideration of cost and safe operation, true enhancement-mode (E-mode) devices are more desirable in the practical applications. Several approaches have been proposed to realize E-mode operation, such as fluorine-plasma ion implantation [2] , recessed gate [3] , [4] , and p-GaN gate [5] - [10] . Among them, HEMT with a p-GaN gate (p-GaN E-HEMT) is the most promising candidate because of its excellent figureof-merits and robust normally-off operation [11] - [13] . In principle, the conduction band of the AlGaN/AlN/GaN at the channel is lifted up through the p-GaN gate, resulting in a normally-off operation with a positive threshold voltage [7] , while for the access region, selective removal of the overgrown p-GaN by uniformly etching is required to recover the 2DEG for a low conduction resistance [6] - [10] , [14] - [22] . Generally, the critical etching step is fulfilled by using Cl 2 /BCl 3 -based slow rate inductively coupled plasma (ICP) etching technique through the control of etching time. Challenges arise from the fact that the slow etching rate is sensitive to the ICP chamber condition. Consequently, a stable and reproducible etching process is difficult to be achieved, leading to a narrow window for etching time. Hence either under-etching or over-etching of the p-GaN grown on the AlGaN/AlN/GaN for the non-gate region will occur uncontrollably. In fact, in the case of underetching, the residual p-GaN layer will deplete the 2DEG more or less, while the 2DEG density will also decrease because of the thinner AlGaN barrier in the case of overetching. And both will deteriorate the conduction of the device.
Some experimental methods on the selective ICP etching of GaN over AlGaN (or AlN) were proposed to obtain high selectivity ranged from 38 to 60 [23] - [25] . However, so far few of them have been reported for the real fabrication of the nitride-based devices. In this work, p-GaN E-HEMTs were fabricated successfully by using the chemistry-ease Cl 2 /N 2 /O 2 -based ICP etching technique. This technique features an etching self-termination at the AlGaN barrier surface, which generates a wide process window with a large tolerance of etching time. With a post-annealing process, the 2DEG property can be restored to a high level, and the normally-off operation of the device can be achieved across the wafer. And the etching-induced surface damage can be partially repaired with a dielectric passivation layer, mitigating the current collapse.
II. DEVICE STRUCTURE AND FABRICATION
The p-GaN/AlGaN/AlN/GaN HEMT structure was grown on a 2-inch p-Si (111) substrate with AlN/AlGaN stressengineering transition layers [26] - [28] . The overgrown device structure consisted of a 2-μm-thick GaN highly resistive buffer layer, a 150-nm-thick un-doped GaN channel layer, a 1-nm-thick AlN interlayer, a 16-nm-thick Al 0.25 Ga 0.75 N barrier layer, and an 85-nm-thick p-GaN cap layer. The Mg concentration of p-GaN was 5×10 19 /cm 3 . During the etching process, the RF and ICP powers were tuned carefully to 25 and 1750 W (DC Bias = 100 V), respectively, and the chamber pressure was 20 mTorr. By using a Cl 2 /N 2 /O 2 -based gas mixture with a flow rate of 40/10/5 sccm, the etching rate of 45 nm/min can be attained for p-GaN. As a matter of fact, the p-GaN etching can terminate precisely at the AlGaN barrier after a 150-seclong etching as shown in Figs. 1(a) and (b), suggesting that the over-etching time is about 35 sec. The etched surface was analyzed by X-ray photoelectron spectroscopy (XPS) at a take-off angle of 45 • . Compared with an as-grown sample with an AlGaN(16 nm)/AlN/GaN structure which is named as A0 (shown in bottom of Fig. 1(c) ), the peak of O 1s is enhanced intensively from 5.8 % to 20.2 % (atomic concentration), and a new peak of Cl 2p appears after ICP etching as shown in middle of Fig. 1(c) . Both of them decrease sharply after a buffered-oxide etchant (BOE) wet treatment for 2 min (O 1s from 20.2 % to 4.6 %, Cl 2p from 1.7 % to 0.3 %) as shown in top of Fig. 1(c) . Afterwards, a rapid thermal annealing was carried out at 500 • C in N 2 ambient for 5 min (post-RAT). The resulting surface maintains smooth step-flow morphology ( Fig. 1(d) ) which is similar to that of the as-grown ample A0 shown in Fig. 1(e) . A Ti/Al/Ni/Au metal stack (20/130/50/150 nm) was used to form ohmic contacts, annealed in ambient N 2 at 850 • C for 30 sec. The p-GaN gate was metallized with a Pd Schottky gate. The work function qφ m of Pd is known to be 5.1 eV. Thus the Schottky barrier height [qφ Bp = E g − q(φ m − χ)] can be theoretically estimated to be 1.7 eV in Pd/p-GaN contact. A Ti/Au interconnection layer was patterned to finish the device.
To investigate the mechanism of the etching selftermination and evaluate the tolerance of etching time, sample A0 was deliberately exposed to the above-mentioned ICP for 60 sec (A1), followed by a 500 • C post-RTA treatment in N 2 ambient (A2). In addition, another as-grown sample with a p-GaN/AlGaN(16 nm)/AlN/GaN structure (B0) was used to monitor the p-GaN etching process. It underwent a 150-sec-duration p-GaN planar etching (B1) and then the 500 • C post-RTA (B2) sequentially along with the device processing (see TABLE 1 ). The Time-of-Flight Secondary Ion Mass Spectrometry (TOF-SIMS) measurements were implemented for samples A0 and A1 to determine the surface profiles of O-related elements accurately before and after ICP etching. As shown in Figs. 2(a) and (b), both 43 AlO − and 85 GaO − concentrations within the 6-nm-thick surface region increase significantly after ICP etching (signals around 16∼17 nm are related to the AlN interlayer). This is consistent with the XPS result shown in Fig. 1(c) , indicating that oxygen easily binds with Al and Ga. As a result, when the O-containing ICP etching reaches AlGaN barrier, Al atoms with Ga atoms nearby form a network-like (Al,Ga)O x thin film with high bond energy, acting as an etching-resistant oxide layer (Details can be seen in [29] ). It is worthwhile to note that the newly formed oxide thin film can be removed by the BOE wet treatment which has been preliminarily shown in Fig. 1(c) . In order to determine the thickness of the oxide layer further, an "ICP-BOE cycle" experiment was carried out on a sample with an AlGaN(30 nm)/AlN/GaN heterostructure, in which a 60-sec-duration O-containing ICP and a 120-sec-duration BOE treatment were done successively for 3 cycles, and a C-V characterization by Agilent-B1500A was made in each cycle as shown in Fig. 2(c) . From the C-V data, a transformation to electron bulk density N C−V as a function of the depth z VOLUME 5, NO. 5, SEPTEMBER 2017 341 is performed based on the following equations [1] :
where ε 0 is the vacuum permittivity, q is the elementary charge, and A is the area of the electrode contact. The thickness of the oxide layer after the 60-sec-duration ICP etching is estimated to be ∼ 3.5 nm as shown in Fig. 2(d) , implying that the AlGaN barrier is only thinned slightly with a long ICP etching followed by a dip in the BOE solution. This means it will have little influence on the 2DEG density in the real fabrication of p-GaN E-HEMTs, in which the overetching time is shorter, about 35 sec as mentioned above.
Figs. 3(a) and (b) show that the 2DEG of sample A2 is greatly recovered after the post-RTA process, confirming that the AlGaN barrier layer can barely be etched by the O-containing ICP. Actually, an etching experiment on the AlGaN(16 nm)/AlN/GaN heterostructure with even longer time (120 sec) was also made, and a similar result was obtained (not shown here). Thus it indicates that there is a quite wide process window for etching time. Hence the developed etching method will ensure the reproducible run-to-run uniformity regardless of the etching chamber condition. The capacitances as a function of voltage for samples A0, B1 and B2 were measured by Agilent-B1500A to characterize the influence of etching and post-RTA on 2DEG. As shown in Fig. 3(c) , the C-V curve of sample B1 exhibits a positive ∼ +3 V shift from that of sample A0, but a negative shift of about 1.8 V after the post-RTA process. The shape of C-V curve of sample B2 is similar to that of sample A0, meaning that the 2DEG is recovered to a great extent after the post-RTA. In fact, both the electron mobility and the sheet resistance of sample B2 reach levels close to those of sample A0 (Figs. 3(a) and 3(b) ), indicating that the etching with a post-annealing process works effectively. To explore the possible cause of the 2DEG degradation and recovery, − Cl 37 profiles were also measured by TOF-SIMS for samples A0, A1, and A2. Fig. 3(d) indicates that negatively charged Cl ions which have the kinetic energy of ∼ 100 eV (DC Bias = 100 V as mentioned above) were infused into the AlGaN barrier (A1) during the ICP etching. This agrees well with the XPS result shown in Fig. 1(c) . The density of the infused − Cl 37 ions is estimated to be about 10 9 − 10 10 cm −2 according to the detection limit range for Cl in (Al)GaN (10 15 − 10 16 cm −3 ). Quantitatively 342 VOLUME 5, NO. 5, SEPTEMBER 2017 speaking, the infusion length is around 10 nm as seen in logscale, meaning that the as-infused Cl ions are very close to the 2DEG. Therefore, it leads to a degradation of electron mobility caused by Coulomb scattering as well as a distinct positive shift in C-V curve as shown for sample B1. Fortunately, most of the as-infused Cl ions in the AlGaN barrier can be driven out significantly by the post-RTA process as shown by the curve of A2, resulting in the remarkable 2DEG recovery. It is noteworthy that the concentration of − Cl 37 within 4 nm beneath the surface is still a bit higher than the as-grown sample (A0). This might be attributed to the newly formed network-like (Al,Ga)O x thin film which may solidify the Cl ions. In fact, the surface Cl ions can be almost removed because of the BOE wet treatment used in the practical process. Further study on the exact mechanism of 2DEG recovery is ongoing. With the O-containing ICP etching, the depth uniformity of p-GaN gate etching was investigated across the wafer as shown in Fig. 4(a) . Highly uniform etching depth of p-GaN gates with an average height of 86 ± 3 nm was achieved during the device fabrication. The 2DEG characteristics across the wafer after the planar etching with a post-RTA process (sample B2, see TABLE I) are summarized in Figs. 4(b)-(d) . Sheet resistance, electron mobility, and electron density of the 2DEG all reach normal levels with high uniformity, showing a small fluctuation with average values of 390 ± 12 / , 1340 ± 59 cm 2 /V·s, (1.20 ± 0.06)×10 13 cm −2 , respectively. Fig. 5(a) shows the transfer characteristics of a typical asfabricated p-GaN E-HEMT at V DS = 10 V. A normally-off operation with a V Th of 1.1 V is achieved. The maximum drain current, I DS , is 355 mA/mm. As seen in log-scale, the I on /I off ratio is as high as 6 × 10 7 . As shown in Fig. 5(b) , the as-fabricated p-GaN E-HEMT has a low gate leakage I GS ∼ 1.9 μA/mm at V DS = 10 V and V GS = 8 V. Fig. 5(c) shows well-behaved DC output characteristics with a static R on of ∼10 ·mm at V GS = 8 V. With the p-Si substrate grounded, the soft electrical breakdown does not happen until the drain bias, V DS , is increased to 300 V, taking 10 μA/mm as a criterion as shown in Fig. 5(d) . It is interesting that the characteristic of off-state drain current is very similar to that of the GaN-on-Si Vertical Schottky diode reported by MIT [30] . And this I-V behavior may be associated with the dislocation or trap-related leakage paths in the GaN channel layer.
III. DEVICE RESULTS AND DISCUSSION
On-wafer uniformity of the device performance was evaluated across the wafer. A simple statistical analysis on V Th and I on /I off is presented in Figs. 6(a) and (b) , showing that the normally-off operation can be realized across the whole wafer. The relatively large Std. Dev. (∼1.5×10 7 ) of the I on /I off ratio for the edge region might be caused by the nonuniformity of the Mg doping during the growth, which will be improved in future. In Fig. 6(c) , the static on-resistance, R on , exhibits a slight variation from the center to the middle, with an average value of 10.5 to 12.1 ·mm and a standard deviation (Std. Dev.) of 0.4 to 0.8 ·mm, indicating that p-GaN etching has only little influence on ohmic contact and channel resistance. The higher R on for the edge region with a relative large Std. Dev. Of ∼ 1.1 ·mm may result from the inherent inhomogeneity of the ICP etcher itself, e.g., mainly the inhomogeneity of ionized gas distribution and the direction of the plasma bombardment. Since the p-GaN etching process has an intimate relation with the on-state performance of the device, the static on-resistance R on and saturation current I sat are summarized (see Fig. 7 ). Compared with the other reported p-GaN E-HEMTs through the ICP etching method, the presented device exhibits both a relative low R on and a high I sat , showing that the developed O-containing p-GaN etching technique will cause little degradation of the DC performance.
The O-containing ICP etching can result in an etching stop at the AlGaN barrier perfectly through an oxide surface network. However, the inevitable etching damage will have a significant impact on the dynamic performance of the device without any passivation. A dynamic R on characterization was carried out as illustrated in Fig. 8(a) . The device VOLUME 5, NO. 5, SEPTEMBER 2017 343
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Our work [13] 8 10 Fig. 8(c) , suggesting that electron trapping was mainly responsible for the observed current collapse. Through an Arrhenius plot, the energy level of the traps was extrapolated as 0.34 eV as shown in Fig. 8(d) . The traps may be related to N-vacancies and/or O-related surface states due to the O-containing ICP etching [31] . With the further dielectric surface passivation (ALD Al 2 O 3 ∼ 15 nm), the current collapse can be suppressed effectively as shown in Fig. 9 . It is believed that with an optimized passivation processing, the current collapse observed in the presented device can be alleviated further. Therefore, CVD-based SiN x passivation for p-GaN E-HEMT will be developed in future.
IV. CONCLUSION
In summary, the Cl 2 /N 2 /O 2 -based ICP etching method was successfully developed and applied to the fabrication of p-GaN E-HEMTs. Compared with the conventional etching techniques, this O-containing etching process features a self-termination at AlGaN barrier, which enables a precise formation of the p-GaN gate and a broad process window with a large tolerance of etching time. With the surface treatment followed by a post-RTA process, 2DEG can be recovered to a great extent, and the fabricated devices exhibit good DC performance. Furthermore, normally-off operation of the device can be achieved across the wafer. With the dielectric surface passivation, current collapse can be alleviated significantly. Therefore, the as-developed technique may provide a powerful tool for a reliable fabrication of p-GaN E-HEMTs.
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